Regviz

Espressif Systems /ESP32 /TIMG0 /T0CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as T0CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/TIMG0/T0CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALARM_EN)ALARM_EN 0 (LEVEL_INT_EN)LEVEL_INT_EN 0 (EDGE_INT_EN)EDGE_INT_EN 0DIVIDER0 (AUTORELOAD)AUTORELOAD 0 (INCREASE)INCREASE 0 (EN)EN

Fields

ALARM_EN

When set alarm is enabled
LEVEL_INT_EN

When set level type interrupt will be generated during alarm
EDGE_INT_EN

When set edge type interrupt will be generated during alarm
DIVIDER

Timer 0 clock (T0_clk) prescale value.
AUTORELOAD

When set timer 0 auto-reload at alarming is enabled
INCREASE

When set timer 0 time-base counter increment. When cleared timer 0 time-base counter decrement.
EN

When set timer 0 time-base counter is enabled

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data